- #Synplify pro stop clock inference software
- #Synplify pro stop clock inference license
- #Synplify pro stop clock inference windows 8
Product Version L-2016.09L+ice40 Mapper Startup Complete (Real Time elapsed 0h:00m:00s CPU Time elapsed 0h:00m:00s Memory used current: 99MB peak: 99MB) MF827 |No constraint file specified.
#Synplify pro stop clock inference software
All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
#Synplify pro stop clock inference license
and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. # Wed Aug 22 20:30:09 2018 #] Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built in 64-bit mode File C:\Users\Matt\Downloads\TestHP2VGA\TestHP2VGA_Implmnt\synwork\TestHP2VGA_comp.srs changed - recompiling NF107 :"C:\Users\Matt\Downloads\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level NF107 :"C:\Users\Matt\Downloads\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level At syn_nfilter Exit (Real Time elapsed 0h:00m:00s CPU Time elapsed 0h:00m:00s Memory used current: 67MB peak: 68MB) Process took 0h:00m:01s realtime, 0h:00m:01s cputime Process completed successfully. # Wed Aug 22 20:30:09 2018 #] At c_hdl Exit (Real Time elapsed 0h:00m:00s CPU Time elapsed 0h:00m:00s Memory used current: 3MB peak: 4MB) Process took 0h:00m:01s realtime, 0h:00m:01s cputime Process completed successfully. # Wed Aug 22 20:30:09 2018 #] Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built in 64-bit mode NF107 :"C:\Users\Matt\Downloads\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level NF107 :"C:\Users\Matt\Downloads\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level At syn_nfilter Exit (Real Time elapsed 0h:00m:00s CPU Time elapsed 0h:00m:00s Memory used current: 67MB peak: 68MB) Process took 0h:00m:01s realtime, 0h:00m:01s cputime Process completed successfully. At c_ver Exit (Real Time elapsed 0h:00m:00s CPU Time elapsed 0h:00m:00s Memory used current: 69MB peak: 70MB) Process took 0h:00m:01s realtime, 0h:00m:01s cputime Process completed successfully. (library work) (library _hyper_lib_) (library snps_haps) (library snps_haps) (library snps_haps) (library work) Verilog syntax check successful! File C:\Users\Matt\Downloads\main.v changed - recompiling Selecting top level module main CG364 :"C:\Users\Matt\Downloads\main.v":1:7:1:10|Synthesizing module main in library work. Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built in 64-bit mode Copyright (C) 1994-2016 Synopsys, Inc.
#Synplify pro stop clock inference windows 8
=contents of TestHP2VGA_Implmnt/TestHP2VGA.srr #Build: Synplify Pro L-2016.09L+ice40, Build 077R, #install: C:\lscc\iCEcube2.2017.08\synpbase #OS: Windows 8 6.2 #Hostname: DESKTOP-6I79T4A # Wed Aug 22 20:30:08 2018 #Implementation: TestHP2VGA_Implmnt Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built in 64-bit mode Copyright (C) 1994-2016 Synopsys, Inc. Code: "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TestHP2VGA_syn.prj" -log "TestHP2VGA_Implmnt/TestHP2VGA.srr" Copyright (C) 1992-2014 Lattice Semiconductor Corporation.
0 kommentar(er)
